

Table of Contents

Page	Title		Page	Title		Page	Title	
01			31	Sensor-uC		61	+1VSB	
02	CHANGE HISTORY		32	On Board-Sensors		62	+1.8VSB & Load SW	
03	BLOCK DIAGRAM		33	Debug Conn		63	CHARGER	
04	CLOCK DISTRIBUTION		34	Empty		64	+5V Load SW	
05	POWER FLOW		35	SM BUS		65	+3P3V Load SW	
06	POWER DISTRIBUTION		36	EC-ITE 8528VG-1		66	VCPU Controller	
07	POWER SEQUENCE		37	EC-ITE 8528VG-2/SPI ROM		67	VCORE VCCSA	
08	SIGNAL & RESET MAP		38	TPM		68	VCVGT	
09	I2C MAP		39	Temp Sensor/System Fan		69	EMPTY (was GTX Reg)	
10	CPU(1)_MISC,JTAG,DDI.EDP		40	REALTEK ALC3269-CG CODEC		70	SL1 PWR/ BATT CONN.	
11	CPU(2)_LPDDR3		41	Audio Jack/Vol Button/Spkr		71	SL1 SIGNALS	
12	CPU(3)_SKL POWER1		42	Microphones		72	+3P3V_HPDP/LCD backlight/TB	
13	CPU(4)_SKL_POWER2		43	M.2 SSD CONNECTOR		73	PCIe GPU	
14	CPU(5)_GND		44	Empty		74	TOUCH	
15	CPU(6)_CFG_RESERVED		45	USB3.0		75	Power Protect	
16	LPDDR3(1)_MEMORY DOWN		46	DP Dongle Control		76	Test Points	
17	LPDDR3(2)_MEMORY DOWN		47	mDP				
18	XDP		48	Empty				
19	LPDDR3(3)_CA/DQ Voltage		49	Camera IR				
20	PCH(1)_SD,HDA,RTC, CLK		50	Wi-Fi_BT				
21	PCH(2)_CLK,SMB,LPC, SPI		51	Components for ME/EMI				
22	PCH(3)_SYS PWR CONTR		52	Camera Power				
23	PCH(4)_CCI, HWID		53	Camera Rear				
24	PCH(5)_PCIE,USB		54	Camera Front				
25	PCH(6)_CPU,GPIO,MISC		55	3P3VA & BKL PWR				
26	PCH(7)_POWER		56	+VCCIO & +VPCHCORE				
27	PCH(8)_empty		57	eDP connector				
28	Power Monitor		58	+VCCEDRAM & +VCCEOPIO				
29	Hinger Connector		59	+5VSB & +3P3VSB				
30	Touch Con & Key		60	+1P2V_DUAL&+VTT				


CAD Note:  
Default component footprint is SMD 0201, X5R, 1% resistors.


Property: BUILD-OPT  
DNP = Do Not Place

S or DB = Replace after Debug


<Core Design>			
Title:		Table of Contents	
Engineer:		<OrgAddr>	
Size	Project Name		Rev
A3	CHARIOT		1.00
Date:	Thursday, June 25, 2015	Sheet	1 of 76

[illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible][illegible]






<Core Design>			
Title:		CLCOK DISTRIBUTION	
<OrgName>		Engineer:	
Size		Project Name	
A3		CHARIOT	
Date:		Rev	
Thursday, June 25, 2015		1.00	
Sheet		4 of 76	



**Power On Sequence**

1 → 24



	15W SOC (CPU SKYLAKE-U)	
+VCORE	-> 29A	
+VCCGT	-> 56A (GT2e)	
	-> 62A (GT3e)	
+VCCSA	-> 5. 1A	
+VCCIO	-> 3. 1A	
+VCCEDRAM	-> 3A (GT3e)	
+VCCEOPIO	-> 3A (GT3e)	
+VCCST_CPU	-> 0. 24A	
+VCCPLL_OC	-> 0. 26A	
+DDR_V (+1P2V_DUAL)	-> 2A	
	(PCH)	
+VCCST	-> 0. 04A	
+VCCSTG	-> 0. 04A	
+1V_MODPHY	-> 2. 766A	
+1VSB	-> 0. 782A	
+VPCHCORE	-> 3A	
+1P8VSB	-> 0. 5A	
+3P3VSB	-> 0. 6A	

	LPDDR3	
+1P8V_DUAL	-> 0. 717A	
+1P2V_DUAL	-> 3. 5A	
+V_VDDQ_VTT (0.6V)	-> 1A	

	SSD (PCIe/mSATA)	
+3P3V	-> 2. 5A	

	EC	
+3P3V_EC	-> 0. 0375A	

	EC ROM	
+3P3V_EC	-> 0. 015A	

	Temp sensor (STTS751)	
+3P3V_EC	-> 0. 0005A (2PCS)	

	TPM (Infineon SLB9665 ESS2)	
+3P3V_TPM (+3P3V)	-> 0. 1A	

	WIFI&BT	
+3P3V_NWAN	-> 1. 5A	

	DMIC	
DMIC_+3P3V/+3P3V_AUDIO	-> 0. 02A	

	FAN	
+5V_FAN	-> 0. 7A	

	UEFI_SPI_BIOS_ROM	
+3P3V	-> 0. 04A	

	Panel	
VCC_EDP_BKLT_IN	-> 0. 12A (30V)	
+3P3V_PANEL	-> 1. 5A	

	Touch Interface	
+1P8V_TS	-> 0. 452A	
+5V_TS	-> 0. 22A	

	ALC298 CODEC	
+5V_AUDIO	-> 1. 05A	
+1P8V_AUDIO	-> 0. 4A	

	DSP ALC5677	
+1P8V_AUDIO	-> 0. 1A	

	Camera REAR	
+1P2V_CAM_R	-> 0. 2A	
+1P8V_CAM_R	-> 0. 001A	
+2P8V_CAM_R	-> 0. 048A	
+3P3V_VCM	-> 0. 125A	
+3P3V (LED)	-> 0. 005A	
	Camera FRONT	
+1P8V_CAM_F	-> 0. 096A	
+2P8V_CAM_F	-> 0. 06A	
+3P3V (LED)	-> 0. 008A	

	Sensor uC(MKL17Z256VMP4)	
+3P3VA	-> 0. 001A	

	SLI	
+3P3V_HPDI	->0. 075A	

	ACT_BOARD	
+3P3VSB	->2A (LEFT+RIGHT)	

	Hall effect sensor(BUS2056GMZ-E2)	
+3P3VA	->0. 0028A	

	Compass(MMC3416XMA)	
+3P3V_SENSOR	->0. 0012A	

	Accelerometer&Gyro(BMI160)	
+3P3V_SENSOR	-> 0. 001A	

	ALS( ISL29033/ROZ-T7)	
+3P3V_SENSOR	-> 0. 000075A	


	MUX	
+3P3V_MUX	-> 0. 0033A	

	mini DP	
+3P3V	-> 0. 5A	

	Battery Charger BQ24735	
+6VA_12VA	-> 0. 003A	

	Authentication IC (ECC108)	
+3P3VA	-> 0. 005A	


<<Core Design>>			
		Title:	POWER DISTRIBUTION
<<OrgName>>		Engineer:	<<OrgAddr>>
Size	Project Name		Rev
Custom	CHARIOT		1.00
Date: Thursday, June 25, 2015		Sheet	7 of 76



<<Core Design>>			
Title:		POWER SEQUENCE	
<<OrigName>>		<<OrigAddr>>	
Size	Project Name	Engineer:	Rev
A2	CHARIOT		1.00
Date:	Thursday, June 25, 2015	Sheet	8 of 76




# I2C & SMBUS Map





Title:			
Engineer: <OrgAddr>			
Size	Project Name	CHARIOT	Rev 1.00
A2	Date: Thursday, June 25, 2015	Sheet 8 of 78	

CPU	MSPN	Intel PN
i3	X904344-001	SKLU22i3
i5	X904343-001	SKLU22i5
i7	X904345-001	SKLU22i7














No Install all of parts in this block when use GT2


Title: CPU(3)_SKL POWER1	
Engineer: <OrgAddr1>	
Size A3	Project Name CHARIOT
Date: Thursday, June 25, 2015	Rev 1.00
Sheet 12 of 76	

TBL1301				
	GT2	GT3	Value	MSPN
C1338	No Stuff	Stuff	47uF	X904636-001
C1351	No Stuff	Stuff	10uF	X857759-001
C13023	No Stuff	Stuff	47uF	X904636-001
C1373	No Stuff	Stuff	47uF	X904636-001
C13022	No Stuff	Stuff	47uF	X904636-001
C1377	No Stuff	Stuff	47uF	X904636-001
C1378	No Stuff	Stuff	47uF	X904636-001
C1379	No Stuff	Stuff	47uF	X904636-001
C6869	No Stuff	Stuff	220uF	X907228-001
C1358	Stuff	No Stuff	10uF	X857759-001
C1354	Stuff	No Stuff	10uF	X857759-001
C1350	Stuff	No Stuff	10uF	X857759-001
C1371	No Stuff	Stuff	47uF	X904636-001
C1374	No Stuff	Stuff	47uF	X904636-002
C1375	No Stuff	Stuff	47uF	X904636-003
C1376	No Stuff	Stuff	47uF	X904636-004
C1380	No Stuff	Stuff	47uF	X904636-005
C1381	No Stuff	Stuff	47uF	X904636-006
C1382	No Stuff	Stuff	47uF	X904636-007
C1278	No Stuff	Stuff	10uF	X857759-001
C1279	No Stuff	Stuff	10uF	X857759-001
C1280	No Stuff	Stuff	10uF	X857759-001
C1283	No Stuff	Stuff	10uF	X857759-001
C1286	No Stuff	Stuff	10uF	X857759-001







CFG4	
0 Default	enable eDP
1	Disable eDP



C1501, DNP for SKL, Install for Cannonlake



Title: CPU(6)_CFG_RESERVED			
Size		Engineer:	<OrgAddr1>
A3	Project Name	CHARIOT	Rev 1.00
Date:	Thursday, June 25, 2015	Sheet 15	of 76



R1602 & R1604	
8Gb/4Gb	NC
16Gb/8Gb	Install
32Gb/16Gb	Install

(PCH side)		
	MEM_ID2	MEM_ID3
8Gb/4Gb	0	0
16Gb/8Gb	1	0
32Gb/16Gb	0	1

## TBL1601

H4GB 1600	Hynix 8Gb 1600	H9CCNN8JTLAR-NTD	H4GB 1866	Hynix 8Gb 1866	H9CCNN8JTLAR-NUD
Mem	X914108-001	U1601,U1602,U1701,U1702	Mem	X914110-001	U1601,U1602,U1701,U1702
Res	X861217-001	R2316, R2317, R2318, R2319, R2320, R2321, R2322, R2323, R2324	Res	X861217-001	R2316, R2317, R2318, R2319, R2320, R2321, R2322, R2323, R2324
NI	NO-STUFF	R1602, R1604, R1702, R1704, R2315, R2318, R2319, R2320, R2321	NI	NO-STUFF	R1602, R1604, R1702, R1704, R2315, R2318, R2319, R2320, R2321

H8GB 1600	Hynix 16Gb 1600	H9CCNN8JTLAR-NTD	H8GB 1866	Hynix 16Gb 1866	H9CCNN8JTLAR-NUD
Mem	X914107-001	U1601,U1602,U1701,U1702	Mem	X914109-001	U1601,U1602,U1701,U1702
Res	X887566-001	R1602,R1604,R1702,R1704	Res	X887566-001	R1602,R1604,R1702,R1704
Res	X861217-001	R2316, R2317, R2320, R2313, R2314	Res	X861217-001	R2316, R2317, R2320, R2313, R2314
NI	NO-STUFF	R2315, R2318, R2319, R2312, R2321	NI	NO-STUFF	R2315, R2318, R2319, R2312, R2321

S4GB 1600	Samsung 8Gb 1600	K4E8E304EE-EGCE000	S4GB 1866	Samsung 8Gb 1866	K4E8E304EE-EGCF
Mem	X881685-002	U1601,U1602,U1701,U1702	Mem	X911501-001	U1601,U1602,U1701,U1702
Res	X861217-001	R2316, R2318, R2312, R2313, R2314	Res	X861217-001	R2316, R2318, R2312, R2313, R2321
NI	NO-STUFF	R1602, R1604, R1702, R1704, R2315, R2317, R2319, R2320, R2321	NI	NO-STUFF	R1602, R1604, R1702, R1704, R2315, R2317, R2319, R2320, R2321

S8GB 1600	Samsung 16Gb 1600	K4E6E304EE-EGCE000	S8GB 1866	Samsung 16Gb 1866	K4E6E304EE-EGCF
Mem	X889890-002	U1601,U1602,U1701,U1702	Mem	X911503-001	U1601,U1602,U1701,U1702
Res	X887566-001	R1602,R1604,R1702,R1704	Res	X887566-001	R1602,R1604,R1702,R1704
Res	X861217-001	R2316, R2318, R2320, R2313, R2314	Res	X861217-001	R2316, R2318, R2320, R2313, R2321
NI	NO-STUFF	R2315, R2317, R2319, R2312, R2321	NI	NO-STUFF	R2315, R2317, R2319, R2312, R2321

S16GB 1600	Samsung 32Gb 1600	K4E8E304EE-EGCE	S16GB 1866	Samsung 32Gb 1866	K4E8E304EE-EGCF
Mem	X914107-001	U1601,U1602,U1701,U1702	Mem	X930118-001	U1601,U1602,U1701,U1702
Res	X887566-001	R1602,R1604,R1702,R1704	Res	X887566-001	R1602,R1604,R1702,R1704
Res	X861217-001	R2316, R2318, R2312, R2319, R2314	Res	X861217-001	R2316, R2318, R2312, R2319, R2321
NI	NO-STUFF	R2315, R2317, R2320, R2313, R2321	NI	NO-STUFF	R2315, R2317, R2320, R2313, R2321

H16GB 1600	Hynix 32Gb 1600	H9CCNN8JTLAR-NTD	H16GB 1866	Hynix 32Gb 1866	H9CCNN8JTLAR-NUD
Mem	U1601,U1602,U1701,U1702	U1601,U1602,U1701,U1702	Mem	X934241-001	U1601,U1602,U1701,U1702
Res	X887566-001	R1602,R1604,R1702,R1704	Res	X887566-001	R1602,R1604,R1702,R1704
Res	X861217-001	R2316, R2317, R2312, R2319, R2314	Res	X861217-001	R2316, R2317, R2312, R2319, R2321
NI	NO-STUFF	R2315, R2318, R2320, R2313, R2321	NI	NO-STUFF	R2315, R2318, R2320, R2313, R2321





The diagram illustrates the PRIMARY XDP connector, showing the connection between a CPU (left) and an XDP module (center). The XDP module is a BSH-030-01-L-D-A connector with 60 pins. The connections are as follows:

- Power and Ground:**
  - +1VSB\_XDP:** Connected to CPU pin 1 (R1838, 0Ω) and XDP pin 1 (R1840, 1KΩ).
  - +3P3VSB:** Connected to XDP pin 2 (R1826, 1.5KΩ).
  - +VCCSTG:** Connected to XDP pin 51 (R1825, 51Ω DNP).
  - GND:** Multiple ground connections are shown, including GND pins 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60.
- Signal Connections:**
  - CFG0 to CFG15:** Connected to XDP pins 1-15 (R1841, 1KΩ).
  - CFG17 to CFG18:** Connected to XDP pins 16-17 (R1840, 1KΩ).
  - CFG19 to CFG20:** Connected to XDP pins 18-19 (R1840, 1KΩ).
  - CFG21 to CFG22:** Connected to XDP pins 20-21 (R1840, 1KΩ).
  - CFG23 to CFG24:** Connected to XDP pins 22-23 (R1840, 1KΩ).
  - CFG25 to CFG26:** Connected to XDP pins 24-25 (R1840, 1KΩ).
  - CFG27 to CFG28:** Connected to XDP pins 26-27 (R1840, 1KΩ).
  - CFG29 to CFG30:** Connected to XDP pins 28-29 (R1840, 1KΩ).
  - CFG31 to CFG32:** Connected to XDP pins 30-31 (R1840, 1KΩ).
  - CFG33 to CFG34:** Connected to XDP pins 32-33 (R1840, 1KΩ).
  - CFG35 to CFG36:** Connected to XDP pins 34-35 (R1840, 1KΩ).
  - CFG37 to CFG38:** Connected to XDP pins 36-37 (R1840, 1KΩ).
  - CFG39 to CFG40:** Connected to XDP pins 38-39 (R1840, 1KΩ).
  - CFG41 to CFG42:** Connected to XDP pins 40-41 (R1840, 1KΩ).
  - CFG43 to CFG44:** Connected to XDP pins 42-43 (R1840, 1KΩ).
  - CFG45 to CFG46:** Connected to XDP pins 44-45 (R1840, 1KΩ).
  - CFG47 to CFG48:** Connected to XDP pins 46-47 (R1840, 1KΩ).
  - CFG49 to CFG50:** Connected to XDP pins 48-49 (R1840, 1KΩ).
  - CFG51 to CFG52:** Connected to XDP pins 50-51 (R1840, 1KΩ).
  - CFG53 to CFG54:** Connected to XDP pins 52-53 (R1840, 1KΩ).
  - CFG55 to CFG56:** Connected to XDP pins 54-55 (R1840, 1KΩ).
  - CFG57 to CFG58:** Connected to XDP pins 56-57 (R1840, 1KΩ).
  - CFG59 to CFG60:** Connected to XDP pins 58-59 (R1840, 1KΩ).
  - CFG61 to CFG62:** Connected to XDP pins 60-61 (R1840, 1KΩ).
- Other Connections:**
  - CLK\_XDP\_P\_R:** Connected to XDP pin 40 (R1840, 1KΩ).
  - CLK\_XDP\_N\_R:** Connected to XDP pin 41 (R1840, 1KΩ).
  - CLK\_XDP\_P\_R:** Connected to XDP pin 42 (R1840, 1KΩ).
  - CLK\_XDP\_N\_R:** Connected to XDP pin 43 (R1840, 1KΩ).
  - CLK\_XDP\_P\_R:** Connected to XDP pin 44 (R1840, 1KΩ).
  - CLK\_XDP\_N\_R:** Connected to XDP pin 45 (R1840, 1KΩ).
  - CLK\_XDP\_P\_R:** Connected to XDP pin 46 (R1840, 1KΩ).
  - CLK\_XDP\_N\_R:** Connected to XDP pin 47 (R1840, 1KΩ).
  - CLK\_XDP\_P\_R:** Connected to XDP pin 48 (R1840, 1KΩ).
  - CLK\_XDP\_N\_R:** Connected to XDP pin 49 (R1840, 1KΩ).
  - CLK\_XDP\_P\_R:** Connected to XDP pin 50 (R1840, 1KΩ).
  - CLK\_XDP\_N\_R:** Connected to XDP pin 51 (R1840, 1KΩ).
  - CLK\_XDP\_P\_R:** Connected to XDP pin 52 (R1840, 1KΩ).
  - CLK\_XDP\_N\_R:** Connected to XDP pin 53 (R1840, 1KΩ).
  - CLK\_XDP\_P\_R:** Connected to XDP pin 54 (R1840, 1KΩ).
  - CLK\_XDP\_N\_R:** Connected to XDP pin 55 (R1840, 1KΩ).
  - CLK\_XDP\_P\_R:** Connected to XDP pin 56 (R1840, 1KΩ).
  - CLK\_XDP\_N\_R:** Connected to XDP pin 57 (R1840, 1KΩ).
  - CLK\_XDP\_P\_R:** Connected to XDP pin 58 (R1840, 1KΩ).
  - CLK\_XDP\_N\_R:** Connected to XDP pin 59 (R1840, 1KΩ).
  - CLK\_XDP\_P\_R:** Connected to XDP pin 60 (R1840, 1KΩ).
  - CLK\_XDP\_N\_R:** Connected to XDP pin 61 (R1840, 1KΩ).



## SECOND XDP connector (TP only)



Title: <b>XDP</b>			
Engineer: <b>&lt;OrgAdd1&gt;</b>			
Size	Project Name		Rev
<b>A2</b>	<b>CHARIOT</b>		<b>1.00</b>
Date:	<b>Thursday, June 25, 2015</b>	Sheet	<b>18 of 76</b>


# LPDDR3 Vref

M3: CPU driven VREF path is stuffed be default.  
M1: VREF\_DQ driven by a Voltage Divider Network during Processor power-off




Title: LPDDR3(3)_CA/DQ Voltage	
Engineer: <OrgAddr1>	
Size A3	Project Name CHARIOT
Date: Thursday, June 25, 2015	Rev 1.00


PCIE_CLK_0	
PCIE_CLK_1	SSD
PCIE_CLK_2	
PCIE_CLK_3	SL1
PCIE_CLK_4	PGU
PCIE_CLK_5	WIFI












Title: PCH(5)_PCIE,USB	
Engineer: <OrgAddr1>	
Size A3	Project Name CHARIOT
Date: Thursday, June 25, 2015	Sheet 24 of 76





















Title: <b>PCH(7)_POWER</b>	
Engineer: <b>&lt;OrgAddr1&gt;</b>	
Size <b>A3</b>	Project Name <b>CHARIOT</b>
Date: <b>Thursday, June 25, 2015</b>	Rev <b>1.00</b>
Sheet <b>26</b>	of <b>76</b>






Title: Power Monitor			
Project Name		Engineer:	
A2		CHARIOT	
Size	Project Name	Rev	1.00
Date:	Thursday, June 25, 2016	Sheet	28 of 76




Title: <b>Hinger connector</b>			
Size: <b>A2</b>		Project Name: <b>CHARIOT</b>	
Date: <b>Thursday, June 25, 2015</b>		Sheet: <b>29</b> of <b>78</b>	






**POWER BUTTON**

**VOL\_DOWN BUTTON**



**VOL\_UP BUTTON**



7-bit I2C Address = 0x55

Title: Touch Con & Key		
Size	Project Name	Engineer:
A2	CHARIOT	<OrgAddr>
Date: Thursday, June 25, 2015	Sheet 30	of 76
Rev	1.00	

SENSOR MCU


- SAM\_SPI\_NPCS[0]
- SAM\_SPI\_MISO
- FLASH\_WP\_N
- SAM\_FLASH\_WP\_N
- SAM\_FLASH\_WP\_N
- SAM\_FLASH\_WP\_N
- SAM\_FLASH\_WP\_N
- GND

Authentication

Address 0x28


	HINGER1_POS_A_R	HINGER1_POS_B_R
Closed	High	Low
Transition	High	High
Open	Low	High
fault	Low	Low

Title: Sensor-uC	
Engineer: <OrgAddr>	
Size A2	Rev 1.00
Date: Thursday, June 25, 2015	Sheet 31 of 76









# DEBUG CONN




## Keyboard Connector(debug) Power Monitor Conn.




<Core Design>

Title: Debug Conn / LPC			
Engineer: <OrgAddr1>			
Size A3	Project Name	CHARIOT	Rev 1.00
Date: Thursday, June 25, 2015	Sheet 39	of 76	

5					4					3					2					1																																																														
D																																																																																		
C																																																																																		
B																																																																																		
A																																																																																		
																	<table><tr><td colspan="10">Title: x</td></tr><tr><td colspan="10">Engineer: &lt;OrgAddr1&gt;</td></tr><tr><td>Size</td><td colspan="10">Project Name</td><td>Rev</td></tr><tr><td>A4</td><td colspan="10">CHARIOT</td><td>1.00</td></tr><tr><td colspan="10">Date: Thursday, June 25, 2015</td><td>Sheet</td><td>34</td><td>of</td><td>76</td></tr></table>								Title: x										Engineer: <OrgAddr1>										Size	Project Name										Rev	A4	CHARIOT										1.00	Date: Thursday, June 25, 2015										Sheet	34	of	76
Title: x																																																																																		
Engineer: <OrgAddr1>																																																																																		
Size	Project Name										Rev																																																																							
A4	CHARIOT										1.00																																																																							
Date: Thursday, June 25, 2015										Sheet	34	of	76																																																																					
5					4					3					2					1																																																														




Near U3501



To PCH

To EC






EC SM BUS  
Control 3

Title: SM BUS	
Engineer: <OrgAddr1>	
Size: A3	Project Name: CHARIOT
Date: Thursday, June 25, 2015	Rev: 1.00
Sheet: 35	of: 76



## EC SPI ROM

Need to change to X895988-001 4M bit



BW=200MHz


EN#	IN1/IN2	FUNCTION
L	L	COM to NC
L	H	COM to NO
H	X	Disconnect

R3711 to R3716 need to be installed in MP. (after DNP U3701)

SPI1_CLK	R3711	DNP	0	SPI1_CLK	T3702
SPI1_SI	R3712	DNP	0	SPI1_SI	T3701
SPI1_SO	R3713	DNP	0	SPI1_SO	T3704
SPI1_WP#	R3714	DNP	0	SPI1_WP#_IO2	T3703
SPI1_HOLD#	R3715	DNP	0	SPI1_HOLD#_IO3	T3705
SPI1_CS#0	R3716	DNP	0	SPI1_CS#0	T3706

Title: EC-ITE 8528VG-2/SPI ROM	
<OrgName>	Engineer: <OrgAddr1>
Size A3	Project Name CHARIOT
Date: Thursday, June 25, 2015	Sheet 37 of 76



The schematic diagram shows a current source for the +3P3V pin. It consists of a +3P3V pin connected to a resistor labeled R3817. The resistor R3817 has a value of 0.010. The other end of the resistor is connected to a pin labeled +3P3V\_TPM.



Ref	Infineon	NationZ
R2301	X861217-001	NO-STUFF
R2303	NO-STUFF	X861217-001
R3813	NO-STUFF	X800613-001
R3814	X800613-001	NO-STUFF
R3815	NO-STUFF	X813010-001
R3816	NO-STUFF	X811786-001
U3801	X912460-001	X930840-001


Title:		TPM	
Engineer:		<OrgAddr1>	
Size	Project Name	Rev	
A3	CHARIOT	1.00	
Date:	Thursday, June 25, 2015	Sheet	38 of 76

+5V\_FAN  
I<sub>max</sub>=0.7A  
Trace Width>30mil




## Skin0

7-bit I2C Address = 0x4B



## Skin1


7-bit I2C Address = 0x3B



temp sensor for the right location testing

Title:		Temp Sensor/System Fan	
Engineer:		<OrgAddr1>	
Size	Project Name		Rev
A3	CHARIOT		1.00
Date:	Thursday, June 25, 2015	Sheet	39 of 76


**SPK Trace width**  
**Speaker 4 ohm = 40 mil**  
**Speaker 8 ohm = 20 mil**



Title:		Realtek ALC3269 CODEC	
<OrgName>		Engineer:	
Size		<OrgAddr1>	
A3	Project Name	CHARIOT	
Date:		Rev	
Thursday, June 25, 2015		1.00	
Sheet		40 of 76	



# HP/MIC1 Combo Jack



change to X907467-001 for AYF530665T

Title: Audio Jack/Vol Button/Speaker		
<OrgName>		Engineer: <OrgAddr1>
Size	Project Name	Rev
A3	CHARIOT	1.00
Date:	Thursday, June 25, 2015	Sheet 41 of 76

D

D

C


C

B


B

A

A




Title: DMIC CONN	
Engineer: <OrgAddr1>	
Size A3	Project Name CHARIOT
Date: Thursday, June 25, 2015	Rev 1.00
Sheet 42 of 76	



Title: M.2 SSD CONNECTOR	
Engineer: <OrgAddr1>	
Size A3	Project Name CHARIOT
Date: Thursday, June 25, 2015	Rev 1.00
Sheet 43	of 76

	5	4	3	2	1
D					
C					
B					
A					


Title:		X
<OrgName>		<OrgAddr1>
Engineer:		
Size	Project Name	Rev
A3	CHARIOT	1.00
Date:	Thursday, June 25, 2015	Sheet 44 of 76



Note: IP3319CX6 D+ and D- is interchagesble as seen in data sheet. Flipped for layout convenience.

Title: <b>USB3.0</b>	
Engineer: <b>&lt;OrgAddr1&gt;</b>	
Size <b>A3</b>	Project Name <b>CHARIOT</b>
Date: <b>Thursday, June 25, 2015</b>	Rev <b>1.00</b>
Sheet <b>45</b> of <b>76</b>	

## SL1 DP mux to HDMI/DVI Dongle control






Title:		DP Dongle Control	
<OrgName>		Engineer:	
Size		Project Name	
A3		CHARIOT	
Date:		Thursday, June 25, 2015	
Sheet		46 of 76	
Rev		1.00	

	5	4	3	2	1
D					
C					
B					
A					


Title: mDP	
Engineer: <OrgAddr1>	
Size	Project Name
A3	CHARIOT
Date: Thursday, June 25, 2015	Sheet 47 of 76
















7-bit I2C Address = 0XC0 and 0XE0



		Title: IR Cam	
<OrigName>		<OrigAddr>	
Size	Project Name	Engrinner:	Rev
A2	CHARIOT		1.00
Date: Thursday, June 25, 2016		Sheet 48 of 76	





















RC VALUE NEED TO BE TUNED


Title:		Camera power
<OrgName>		<OrgAddr1>
Size	Project Name	Rev
A3	CHARIOT	1.00
Date:	Thursday, June 25, 2015	Sheet 52 of 76






Title: Camera Front	
Size: A2	Project Name: CHARIOT
File: Thursday, June 25, 2016	Sheet: 54 of 76







need change to x905607-001 later, D version  
after change U5624, need change R5653 to 0R and Ni R5656





Title:		+VCCIO & 0P85VSB	
<OrgName>		<OrgAddr1>	
Size	Project Name	Engineer:	Rev
A3		CHARIOT	1.00
Date:	Thursday, June 25, 2015	Sheet	56 of 76







double check the connection to LCD



Title: eDP connector	
Engineer: <OrgAddr1>	
Size: A3	Project Name: CHARIOT
Date: Thursday, June 25, 2015	Rev: 1.00




No Install all of part in this page when use GT2

Title: +VCCEDRAM & +VCCEOPIO	
<OrgName>	Engineer: <OrgAddr1>
Size A3	Project Name CHARIOT
Date: Thursday, June 25, 2015	Sheet 58 of 76













Title: +1VSB	
<OrgName>	<OrgAddr1>
Size Project Name	Engineer:
Custom	CHARIOT
Date: Thursday, June 25, 2015	Rev 1.00
Sheet 61	of 76





Title: <b>CHARGER</b>	
<OrgName>	<OrgAddr1>
Size	Project Name
A3	<b>CHARIOT</b>
Date: Thursday, June 25, 2015	Sheet 63 of 76
Rev	1.00




Close Page 71


Title:		+5V Load SW	
Size	Project Name	Engineer:	Rev
A2	CHARIOT		1.00
Date:	Thursday, June 25, 2016	Sheet	64 of 76




**+3P3V\_PANEL**  
I<sub>max</sub>=0.273A  
Trace Width>50mil



**+3P3V\_MUX**  
I<sub>max</sub>=0.0033A




**+3P3V\_PM**  
I<sub>max</sub>=???




**DMIC\_1P8V**  
I<sub>max</sub>=0.02A  
Trace Width>20mil


**+3P3V\_SSD**  
I<sub>max</sub>=1.2A  
Trace Width>50mil




**+3P3V**  
I<sub>max</sub>=0.41A  
Trace Width>70mil



**+3P3V\_SENSOR**  
I<sub>max</sub>=0.021175A  
Trace Width>20mil




**+3P3V\_WWAN**  
I<sub>max</sub>=1.5A  
Trace Width>60mil




Title:		+3P3V Load SW	
<OrgName>		<OrgAddr1>	
Size	Project Name	Engineer:	Rev
A3	CHARIOT		1.00
Date:	Thursday, June 25, 2015	Sheet	65 of 76






Title: <b>Vcore VCCSA</b>	
<OrgName>	<OrgAddr1>
Size	Project Name
A3	<b>CHARIOT</b>
Date: Thursday, June 25, 2015	Sheet 67 of 76
Rev	1.00



		Title: VCVT	
<OrigName>		<OrigAddr>	
Size	Project Name	Engr:	Rev
A2	CHARIOT		1.00
Date: Thursday, June 25, 2015		Sheet 68 of 76	



MAX9644EBS+G45 (Voltage Comparator)







IN	<0.2V	OUT=LOW
IN	>0.2V	OUT=HIGH

NOTE: EXT PWR LOW LEVEL IS 6.3V

>6.3V	Pulse	Out
1	1	0
1	0	1
0	1	1
0	0	1

Title: TOP BAT SAVER	
<OrgName>	Engineer: <OrgAddr1>
Size A3	Project Name CHARIOT
Date: Thursday, June 25, 2015	Sheet 69 of 76



# HPD FOR SL1 (ONE/TWO WIRE UART)






SL1_UART_TX	SL1_UART_RX	1W/2W Detect	Trigger Initial A/D read	SL1_UART_TX_SEL	SL1_UART_RX_SEL	SL Polarity
Low	Low	Detach	n/a	Low	Low	Detach
Low	High	1W	n/a	High	Low	Straight up
High	Low	1W	n/a	Low	High	Reversed
High	High	2W	Valid	Low	Low	Straight up
High	High	2W	Invalid	High	High	Reversed

TPS3700 (Voltage Comparator)	
INA+	<400mV
INB+	>400mV
OUTA	Low
OUTB	Low


CHG_ACDET	EC_EXT_DCIN_EN	EXT_DC_IN > 9V
Charger in RESET	0	X
Charger OFF/ SMBUS EN	1	No
Charger ON/ SMBUS EN	1	YES



S+ (PIN 8)	S- (PIN 10)	FUNCTION
X	0	D = HSD1-
X	1	D = HSD2-
0	X	D = HSD1+
1	X	D = HSD2+




## 18W Battery Connector






Name	SBS Command	Format	Value	Unit	Notes
Temperature	0x08	UINT16	variable	0.1K	---
Voltage	0x09	UINT16	variable	mV	---
Current	0x0a	INT16	variable	mA	---
Average Current	0x0b	INT16	variable	mA	---
Max Error	0x0c	UINT8	variable	%	---
Relative SOC	0x0d	UINT8	variable	%	---
Remaining Capacity	0x0f	UINT16	variable	mAh	---
Full Capacity	0x10	UINT16	fixed	mAh	---
Charging Current	0x14	UINT16	fixed	mA	---
Charging Voltage	0x15	UINT16	fixed	mV	---
Battery Status	0x16	UINT16	variable	---	---
Cycle Count	0x17	UINT16	variable	Count	Shipped as 0 from manufacturer
Design Capacity	0x18	UINT16	fixed	mAh	---
Design Voltage	0x19	UINT16	fixed	mV	---


Title: SL1 PWR BATT CONN	
Size	Project Name
A2	CHARIOT
Date: Thursday, June 25, 2015	Sheet 70 of 70
















Title: <b>Test Point</b>	
<OrgName>	<OrgAddr1>
Size	Project Name
A3	<b>CHARIOT</b>
Date: Thursday, June 25, 2015	Sheet 76 of 76
Rev 1.00	